operation, the signature or ciphertext for a given message M is not repeated. This prevents attacks like a probable text attack. Second, we incorporate error-correcting codes and the result is that our scheme provides an error detection and correction capability. Storage requirements for public keys are about $3 \times 10^2$ bits, if $n$ is about 300 or 400 bits. In addition, under this scheme, the sender has a very light load, while the receiver bears a heavy computational load.

W. XINMEI
Department of Information Engineering
Xi'an Jiaotong University
Xi'an, 710049, People's Republic of China

References

CARRY-SAVE ADDERS FOR COMPUTING THE PRODUCT AB MODULO N

Indexing terms: Digital circuits, Adders, Modular multiplication

The letter describes a new algorithm for modular multiplication using carry-save adders. The proposed algorithm is based on the sign-estimation technique. A carry-save adder structure consisting of three rows of n + 3 simple 1-bit adder cells, and two copies of 3-bit carry look-ahead logic can be used to implement a single step of the algorithm. A complete pipelined array for modular multiplication designed by cascading n carry-save adders performs modular multiplication at the clock rate.

Introduction: It is possible to compute $P = AB \mod N$, where $2^{n-1} < N < 2^n$, by first forming $AB$ using binary multiplication algorithms, and then computing the remainder in $AB = qN + r$ where $r < N$. However, this is not an efficient procedure because the second part requires the division of a 2n-bit number by an n-bit number. An efficient technique that achieves the computation of $P = AB \mod N$ in $n$ steps was given in Reference 2, where one left shift, one addition, and at most two subtractions are performed at each step. Let $A_i$ represent the i-th bit of $A$. The following algorithm computes $P = AB \mod N$ by the application of the Horner algorithm:

Algorithm 1
1. Set $P^{00} = 0$
2. Repeat Step 2a for $i = 1, 2, 3, ..., n$
   2a. $P^{i-1} = 2P^{i-1} + A_{n-i+1}B \mod N$
3. Halz

In Step 2a, we perform a left shift on partial product $P^{i-1}$ and add the value $A_{n-i+1}B$. We must then reduce the partial product to the range $[0, N]$, i.e., $0 \leq P^{i-1} < N$. If the reduction is performed in the i-th step, then we have $0 \leq B, P^{i} < N$. Thus, we obtain $0 \leq P^{n+1} < 3N$ in the following step. Thus we have to perform up to two subtractions to reduce the partial product. The algorithms given in References 2 and 3 are based on this observation.

Application of sign-estimation technique: To implement the addition operation in Step 2a of the algorithm, we use a word-serial bit-parallel carry-save adder (one-level CSA) which, in one clock cycle, produces two n-bit numbers, $C$ and $S$, from three n-bit numbers, $X, Y$, and $Z$, such that $(C, S) = X + Y + Z$. After the addition, we need to subtract the modulus from the partial product several times until it is reduced to the range $[0, N]$. The difficulty in this approach is computing the sign of the partial product $P^{00}$. The carry-save adder does not directly produce $P^{00}$; it computes $C^{00}$ and $S^{00}$ such that $P^{00} = C^{00} + S^{00}$. Thus, we need a technique to compute the sign of $P^{00}$, using the bits of $C^{00}$ and $S^{00}$, without performing an addition operation involving n-bit binary numbers. The sign estimation technique achieves this purpose. We define the function $T(x) = 2(2x - 1)$, i.e., $T$ replaces the 1 least significant bits of x with t zeros. It follows that $T(x) \leq x$ for $x < 2^t$. By applying this transformation to $C^{00}$ and $S^{00}$, we obtain

$$T(C^{00}) + T(S^{00}) \leq C^{00} + S^{00} < T(C^{00}) + T(S^{00}) + 2^{t+1}\quad (1)$$

A carry-save adder is used to subtract $N$ from $C^{00} + S^{00}$, which takes $C^{00}, S^{00}$ and $M = -N$ as inputs and produces new $C^{00}$ and $S^{00}$ values as outputs. Suppose that, after $Q$ subtractions, we obtain $0 \leq T(C^{00}) + T(S^{00}) < 0$, then

$$T(C^{00}) + T(S^{00}) \leq 2t,$$ not $\leq t$, because it must be a multiple of 2t. Therefore, after $Q$ subtractions, we have $0 \leq T(C^{00}) + T(S^{00}) < N - 2t$. Thus, the inequality in expr. 1 can be written as

$$0 \leq C^{00} + S^{00} \leq N - 2t + 2^{t+1} = N + 2t\quad (2)$$

In the next step, we compute $C^{00} + S^{00} + T(1)$, because $C^{00} + S^{00} = 2C^{00} + S^{00} + A_{n-1}B$, this gives

$$0 \leq C^{00} + S^{00} + T(1) \leq 2N + 2t - 2n + 3N + 2t = 5N + 2t\quad (3)$$

If we perform three subtractions ($Q = 3$), then $C^{00} + S^{00} + T(1)$ will be less than $2^{t+1}$. To satisfy the requirement of expr. 2, we choose $t = n - 1$ and $T(C^{00}) + T(S^{00}) \geq 0$, then $0 \leq C^{00} + S^{00} \leq 3N + 2t < 5N$. As all partial products will be in the range $[0, 5N]$, we allocate $n + 3$ bits for $S^{00}$ and $C^{00}$.

Algorithm 2
1. Set $S^{00} = 0$ and $C^{00} = 0$.
2. Repeat Step 2a, 2b, and 2c for $i = 1, 2, 3, ..., n$
   2a. $(C^{00}, S^{00}) = 2(C^{00} + S^{00} + A_{n-i+1}B)
   2b. $(C^{00}, S^{00}) = C^{00} + S^{00} + 2M$
   2c. $(C^{00}, S^{00}) = C^{00} + S^{00} + M$
   If $T(C^{00}) + T(S^{00}) \geq 0$ then set $C^{00} = G^{00}$ and $S^{00} = S^{00}$
3. $(C^{00}, S^{00}) = C^{00} + S^{00} + M$
4. Compute $P = C^{00} + S^{00}$ and $P = C^{00} + S^{00}$
5. If $P \geq 0$ then set $P = P$
6. Halz

In Algorithm 2, $C^{00}, S^{00}$ and $P$ represent the temporary values of $C^{00}, S^{00}$, and $P$. We use transformation $T$ to estimate the sign of $C^{00} + S^{00}$ using the bits of the temporary carry and sum, starting from bit location $i = n - 1$. After the execution of Step 2 for $i = n$, the temporary and primary values of the product are bounded as

$$0 \leq P < 2^{t+1} = 2t < 2^{t+1} - N = 2t < N - \frac{1}{2}N\quad (3)$$

$$-N \leq P < 2^{t+1} - N = 2t < N - \frac{1}{2}N\quad (4)$$

We compute these values using carry-propagate adders and pick the one in the range $[0, N]$. Since $P = \bar{P} + N$, it follows from eqns. 3 and 4 that $0 \leq P < N$, if $\bar{P} < 0$. Otherwise, we pick $\bar{P} > 0$ as the final product, since $\bar{P}$ is in the range $[0, N]$. There exists no value of $t > 1$ for which the estimation
Carry-save adder structure: The carry-save adder structure given in Fig. 1 implements Step 2 of Algorithm 2. It consists of three rows of \( n + 3 \) simple 1-bit adder cells and two copies of 3-bit carry look-ahead logic, as shown in Figs. 1 and 2. The technique produces the correct sign for all possible values of \( C \) and \( S \). Only when \( t \leq 1 \) can we produce the exact sign, i.e., we have to check all the bits of \( C \) and \( S \) to find the exact sign of \( C + S \). This observation follows from eqn. 2.

![Fig. 1 One-level carry-save adder structure](image)

![Fig. 2 Carry look-ahead logic](image)

black circles in Fig. 1 are 1-bit latches. The carry-save adder structure receives \( A, B, M = -N \) (in two's complement form) from the top in a word-serial bit-parallel fashion. The first row of the structure implements Step 2a, and the other two rows implement Steps 2b and 2c, respectively. First, temporary values \( C^{00} \) and \( S^{00} \) are computed. Then the carry look-ahead logic attached to last two rows receives the most significant 4 bits of \( C^{00} \) and \( S^{00} \), and computes the sign using

\[
\text{SIGN} = \delta_{n+2} C_{n+2} [G_{n+1} + G_{n}P_{n+1} + G_{n-1}P_{n}P_{n+1}]
\]

where \( G_i = C_i S_i \) and \( P_i = C_i + S_i \) for \( i = n - 1, n, n + 1 \). If the estimated sign is positive (i.e., SIGN = 0), then the temporary values are taken to be primary values for the next cycle.

We note that if a one-level carry-save adder structure is used, then the final pairs \((C, S)\) and \((\bar{C}, \bar{S})\) are produced after \( 3n \) clock cycles. However, a pipelined array can also be designed by cascading \( n \) such structures. If the pipe is full at all times, the data rate will be equal to the clock rate. In the last step of the algorithm, the pairs can be summed separately (and in parallel) to produce the final result. This part of the algorithm (Steps 4 and 5) can be performed using a pair of carry-propagate adders with a triangular array of latches. The resulting array has a latency of \( 4n \) clock cycles and performs modulator modifications at the clock rate.

C. K. Koç
C. Y. Hung
Department of Electrical Engineering
University of Houston
Houston, TX 77204, USA
20th April 1990

References
1. Hwang, K.: "Computer arithmetic, principles, architecture, and design" (Wiley, 1979)

COMPARISON OF WDM COUPLER TECHNOLOGIES FOR USE IN ERIUM DOPED FIBRE AMPLIFIER SYSTEMS

Indexing terms: Optical fibres, Multiplexers and multiplexing

Fused-tapered and interference filter technology are compared for specific application in 1480 nm pumped erbium doped fibre amplifiers as WDM multiplexers for signal and pump light. In particular, the temperature, polarisation and wavelength dependence of the coupling ratio are measured and the implications for amplifier gain variability are discussed.

Introduction: Erbium doped fibre amplifiers could offer considerable potential for optical transmission systems. One factor which might influence their applicability to, in particular, transoceanic systems is the stability of the optical gain against variations in temperature and polarisation. In multiplexer systems this gain will need to be controlled, possibly by adjusting the pump power. Clearly gain variations need to be minimised to ease the requirements of the control loop. One possible contribution to any gain variations may result from the WDM coupler used to multiplex the signal and pump wavelengths. We examine only 1480 nm semiconductor pumping. The important characteristics of such a coupler include the insertion loss of both signal and pump and the variation of these losses with temperature, polarisation and wavelength. In this letter these characteristics are measured for both a commercially available fibre-tailed interference filter multiplexer and a packaged fused tapered coupler.

Coupler characterisation: Fig. 1 shows the wavelength dependent transmission characteristic of the pump path for the two devices. Excess losses in the fused couplers were ~0.1 dB at the optimum wavelengths. The interference filter coupler exhibited ~0.4 dB loss for both signal and pump port. The higher loss is anticipated for devices using bulk optical components. For the interference filter, both the pump and signal

![Fig. 1 Wavelength dependence of pump and signal transmission loss](image)

- interference filter
- fused coupler

ELECTRONICS LETTERS 21st June 1990 Vol. 26 No. 13